Designing of Soft Core Processor System with Direct Memory Access (DMA) Mode

Mazin Rejab Khalil

Rafal Taha Mahmood

Basrah University. College of Engineering

E-mail: mazin_r_khalil@yahoo.com

E-mail: rafal 1985 r@yahoo.com

Abstract

A soft core processor system is constructed using embedded design techniques and it is configured on Field Programmable Gate Arrays (FPGAs). The system is accommodated to act with Direct Memory Access (DMA) mode using suitable Xilinx Intellectual Property (IP) core. A dual data rate synchronous dynamic random access memory (DDR_SDRAM) with 64 Mbyte capacity is introduced to the system and accessed by the DMA controller. The controller is performed to transfer programmable quantity of data from source address to destination address without intervention of the processor.

Spartan-3E slice is used and programmed using Xilinx Platform Studio (XPS) which is provided by Xilinx integrated software environment at (ISE 10.1). The system performance is tested by transferring data from matlab media to the DDR_SDRAM and vice-versa, mat lab 2012a version software is used for this type of data transfer.

تصميم نظام المعالج المصغر ذات النواة المبرمجة بتقنية الوصول المباشر للذاكرة ر فل طه محمود مازن رجب خليل

المستخلص:

تم تصميم نظام معالج ذات نواة مبرمجة باستخدام تقنيات الانظمة المطمورة لينفذ على البوابات المنطقية القابلة للبرمجة الحقلية وبنظام الوصول العشوائي للذاكرة . تم ربط ذاكرة للوصول العشوائي نوع DDR_SDRAM بسعة ٦٤ ميكا بايت بنظام المعالج المصغر لغرض استخدامها في نظام الوصول المباشر DMA وتم اضافة مسيطر على الذاكرة بشكل نواة قابلة للبرمجة لتمكين النظام من العمل بطريقة الوصول المباشر للذاكرة وذلك لنقل البيانات بين الذاكرة (كمصدر) والأجهزة المحيطة (كهدف) للوصول وبالعكس . تم استخدام شريحة Spartan_3e وبرمجتها باستخدام بيئة ISE10.1 الصادرة من شركة منا يتم المتحدام شريحة على الذاكرة وبرمجتها المتحدام بيئة ISE10.1 الصادرة من شركة وبالعكس . تم استخدام شريحة matlab وبرمجتها المدار ٢٠١٢ لنقل البيانات بين الذاكرة وبيئة منا يتم الميانات بين الذاكرة من من المعاد وبيئة المحيطة (كمعدار) من العمان من العمل من العمل من الوصول وبالعكس . تم استخدام شريحة Spartan_3e وبالعكس . تم استخدام شريحة المحيطة الميانات بين الذاكرة (كمصدر) والأجهزة المحيطة (كهدف) للوصول وبالعكس . تم استخدام شريحة Spartan_3e وبرمجتها باستخدام بيئة ISE10.1 الصادرة من شركة (كنا يتفل البيانات بين الذاكرة وبيئة المدار وبيئة المادين المادين الذاكرة وبيئة المادين الذاكرة وبيئة المادين المادينات بين الذاكرة وبيئة المدار على المادين المادين الذاكرة وبيئة المادين المادين المادين المادين الذاكرة وبيئة المادين المادين المادين الذاكرة وبيئة المادين الذاكرة المادين الذاكرة والمادين المادين المادين المادين الذاكرة والمادين الذاكرة والمادين الذاكرة المادين الذاكرة والمادين المادين الذاكرة والمادين المادين الذاكرة المادين الذاكرة .

1. Introduction

Direct memory access (DMA) system is used usually to transfer certain quantity of data between source and destination address without processor intervention.

In [1] a DMA controller is designed to act with Micro blaze processor system configured on Spartan-3A FPGAs. The system is designed to perform data transfer between the internal block RAM and external peripheral.

In [2] a DMA system is depicted to act with multiprocessor connected via On-chip Processer Bus (OPB).

In [3] a DMA mode is proposed to act as a universal synchronous/ a synchronous Receiver/Transmitter (USART) IP soft core in Altera kit with AVALON bus.

In this work a DDR-SDRAM external memory is used instead of the limited capacity internal block RAM with newest version of Processor Local Bus (PLB v4.6). A communication interaction between a matlab media and the designed soft core processor system is suggested to transfer data between them according to DMA techniques.

DMA is a feature of modern computers that allows certain hardware subsystems within the computer to access system memory for reading and/or writing independently of the central processing unit. Computers that have DMA channels can transfer data to and from devices with much less CPU overhead than computers without a DMA channel [3].

The processing unit which controls the DMA process is known as DMA controller. Typically the job of the DMA controller is to setup a connection between the memory unit and the I/O device; the data can be transferred with much less processor overhead. Figure (1) shows the block diagram of DMA operation. When an interrupt signal is activated, the processer goes to idle case and open circuit its connection with buses. The buses become under the control of the DMA controller[4].

The XPS Central DMA Controller operates on the PLB using independent master and slave interfaces. It responds as a slave when its registers are being read and written. It initiates read and write transactions as a master when a DMA operation is in progress. The master and slave connections of the XPS Central DMA operate as 32-bit PLB agents. However, either the master or slave can connect to a PLB with wider data paths (64-bit or 128-bit) and conduct transactions with wider slaves or masters[5].

DMA Operation forwards fast data transfer between source and destination compared with data transfer with processor intervention.

Figure (2) shows the block diagram of the DMA controller core [5].



Figure 1: Operation of a DMA Controller [4]



Figure (2): The Block Diagram of the DMA Controller Core

The core is composed of three modules; slave attachment module, master attachment module and memory buffer.

In the slave attachment module the DMA responds to PLB transactions to read and write the DMA registers to modify source address, destination address, length of data, DMA status and interrupt status when DMA operation proceeds. These modifications are performed by using the Source Address register (SA), the Destination Address register (DA), the Length Register (LR), the DMA Status Register (DMASR), the Interrupt Status Register (ISR), the Interrupt Enable Register (IER) and DMA Control Register (DMACR).

In the master attachment module, the DMA performs read and write transactions as a PLB master to transfer the amount of data specified in the length register from source address to destination address with updating the source, destination, length and status registers during the DMA transfer. The memory buffer is 16*32 internal data buffer that is used to support PLB burst transfer to speed up the DMA operation [5].

The suggested procedure in this work starts by constructing the embedded processor system, introducing the DMA controller to the system and programming the resultant hardware using C-language to accommodate the system to operate in DMA mode. The system is tested to verify its functionality by transferring data between matlab media and the designed processor system; the results are displayed at Hyper Terminal media and real time chip scope window.

2. System Design

The system under consideration is designed using three stages. In the first stage the hardware part of the soft processor system is constructed. While in the second stage a DMA controller core is added to the system. Finally in the third stage the resultant system is programmed by C-language to operate in a DMA mode.

3. Soft Core Processor System Design

Using embedded design techniques [6], a soft core processor system as shown in Figure (3) is designed using the platform studio provided by Xilinx ISE (10.1) software. Figure (3-a) shows the block diagram of the hardware part, Figure (3-b) exhibits the assembly view and Figure (3-c) displays the address map of the system.



a



b

					K. ; & & ; ₩ ₩	шшw				
Bus Interfaces Ports	Addresses								Generate A	ddresses
ame	Base Address	High Address	Size	Bus Interface(s)	Bus Connection	Lock	ICache	DCache	IP Type	IP Ve
-∽mb_plb									plb_v46	1.02.a
🛛 🧼 dimb_cntir									lmb_bram_if_cntlr	2.10.a
C_BASEADDR	0x00000000	0x00003fff	16K	SLMB	dimb					
🛛 🧼 İmb_ontlı									lmb_bram_if_cntlr	2.10.a
C_BASEADDR	0x00000000	0x00003fff	16K	SLMB	ilmb					
DDR_SDRAM			10						mpmc	4.00.a
C_MPMC_BASEADDF	R <i>0x8c000000</i>	0x8fffffff	64M	SPLB0	mb_plb					
->xps_bram_if_cntlr_1									xps_bram_if_cntlr	1.00.a
C_BASEADDR	0x88208000	0x8820bfff	16K	SPLB	mb_plb					
🛛 🗢 debug_module									mdm	1.00.b
C_BASEADDR	0x84400000	0x8440ffff	64K	SPLB	mb_plb					
DIP_Switches_4Bit									xps_gpio	1.00.a
C_BASEADDR	0x81400000	0x8140ffff	64K	SPLB	mb_plb					
RS232_DCE			110	Secondo.					xps_uartlite	1.00.a
C_BASEADDR	0x84020000	0x8402ffff	64K	SPLB	mb_plb					
									xps_uartlite	1.00.a
C_BASEADDR	0x84000000	0x8400ffff	64K	SPLB	mb_plb					
0_040640011	040400000	0.0400111	UNIX		mo_pio					
31										
				111						

Figure (3): The Hardware Part of Designed Soft Core Processor System

- a. The block diagram of the system.
- b. The assembly view of the system.
- c. The address map of the system.

4. Adding DMA Controller

The platform studio provides an environment in which an available IP cores can be accessed. The DMA controller core is available in the form IP module that can be dragged from the IP catalogue to the system assembly view. The following steps are adopted to perform successful DMA introduction to the system:

- Using bus interface window the DMA core is connected to the PLB in the slave and master module and the core parameters are customized to adapt with the processor system.
- 2. Using the port window the interrupt port of the controller is connected to the interrupt port of the processor.
- 3. Using the address window, the address map of the system is reconfigured to take the DMA controller into consideration.

4. The resulting hardware part of the system is shown in Figure (4). Figure (4-a) shows the assembly view of the system with DMA core, Figure (4-b) shows the address map of the system with DMA core.

Xilinx Platform Studio - C:/pro/pro_dma/system.xmp - [System Assembly View1]									
File Edit View Project Hardware	e Software D	evice Configuration De	bug Simulation Windo	ow Help					
	500 2 1			1 🗞 🛙 5	🗹 ניים 💆	S 🏫 🗄	### ## # ※ ※		
Project Information Area	×	PLL	Bus Interfaces	Ports	Addresses				
Project Applications IP Catalog		BBB	Name		Bus Connecti	ion	IP Type	IP Version	
1 <mark>2</mark> 0			🗊 🗢 microblaze_0				microblaze	7.10.a	
Description	IPV		🗢 dlmb				lmb_v10	1.00.a	
📮 🌋 EDK Install C:\Xilinx\10.1\ED.	1.8		🗢 ilmb				lmb_v10	1.00.a	
🗄 Analog			> mb_plb				plb_v46	1.02.a	
🗄 Bus and Bridge		0 . ()	🕀 🧼 almb_cntir				Imb_bram_if_cntlr	2.10.a	
		CO -O-					Imb_bram_if_cntir	2.10.a	
Communication High-Speed		2		-4- 1			mpmc	4.00.a	
Lommunication Low-Speed DMA and Times			$\pm \sim xps_{Diant_{10}} c_{3}$	inu <u>i</u> i			ham block	1.00.a	
DMA and Timer	1.00			offe T bear			bram_block	1.00.a	
XPS Timer/Lounter	1.00.	C T T	H a debua module	· · · · · · · · · · · · ·			mdm	1.00.6	
XPS Watchdog Timer	1.00.	`	+ > xps central dr	ma O			xps central dma	1.00.a	
XP5 Central DMA Cont.	1.00.	1		4Bit			xps gpio	1.00.a	
Fixed Interval Timer	1.01.	J					xps_uartlite	1.00.a	
Debug		6					xps_uartlite	1.00.a	
General Purpose IU			Clock_generati	or_0			clock_generator	2.00.a	
Interprocessor Lommunication			→ proc_sys_reset	<u>t</u> 0			proc_sys_reset	2.00.a	
Memory and Memory Controller									
			я						
Xilinx Platform Studio - C:/pro/pr File Edit View Project Hardware Soft D D </th <th>o_dma/system ware Device Con & & & & & & & & /th> <th>ity in the second secon</th> <th>ibly View1) on Window Help #BB M 🗞 🗑 💵 🗠 s</th> <th>• 🛓 🗋 🕯</th> <th>1 III 20 1</th> <th>X</th> <th>🖻 🎢 🛛 X 👔</th> <th>8800¥</th>	o_dma/system ware Device Con & & & & & & & & & & & & & & & & & & &	ity in the second secon	ib ly View1) on Window Help #BB M 🗞 🗑 💵 🗠 s	• 🛓 🗋 🕯	1 III 20 1	X	🖻 🎢 🛛 X 👔	8800¥	
Project Applications IP Catalog	Instance	Name 🔺	Base Address	High A	ddress	Size	Bus Interface(s)	Bus Connection	
	dimb_cntir	C_BASEADDR	0x0000000	0x0000	13fff	16K	SLMB	dimb	
Description IP V	ilmb_cntlr	C_BASEADDR	0x0000000	0x0000	I3fff	16K	SLMB	ilmb	
EDK Install C: Wilinx\10.1\ED	debug_module	C_BASEADDR	0x84400000	0x8440	lffff	64K	SPLB	mb_plb	
	xps_bram_if_ont	Ir_1 C_BASEADDR	0x88208000	0x8820	lbfff	16K	SPLB	mb_plb	
Clock Beset and Interrupt	xps_central_dma	a_O C_BASEADDR	0x80200000	0x8020	lfff	64K	SPLB	mb_plb	
	DIP_Switches_4	Bit C_BASEADDR	0x81400000	0x8140	lifff	64K	SPLB	mb_plb	
Communication Low-Speed	RS232_DTE	C_BASEADDR	0x84000000	0x8400	lifff	64K	SPLB	mb_plb	
DMA and Timer	RS232_DCE	C_BASEADDR	0x84020000	Ux84U2	910 V	64K	SPLB	mb_plb	
─☆ XPS Timer/Counter 1.00.	DUR_SURAM	L_MPML_BASEADDR	UX8CUUUUUU	0x8mm	T.	64M	SPLBU	mb_plb	
☆ XPS Watchdog Timer 1.00.									
→ ★ XPS Central DMA Cont 1.00.									
Fixed Interval Limer 1.01.									
General Purpose I0									
Memory and Memory Controller									
D PCI									
Peripheral Controller									
Processor Filter									
-Project Local peores C:\pro\pro									
		and an in the holosophics	Long some	_					
	[Platform Studio] System Assembly View	Block Diagram						

b

Figure (4): The hardware part of designed soft core when adding DMA core.

- a. The assembly view of the system.
- b. The address map of the system.

5. Programming the system

The C -language is used to program the resultant system hardware to operate in DMA mode, Figure (5) shows the flow chart of the prepared program. Application Peripheral Interfaces (API) are used to make the hardware peripheral be sensed by the C –language compiler. The APIs are software drivers constructed in the form of C -language functions. The following APIs are used in the prepared program.

#define XDmaCentral_mWriteReg(BaseAddress, RegOffset, Data)

Where:

Base address: represents the base address of the DMA controller.

Offset address: the offset address of each register in the controller. The offset address of each register is shown in Table [1].

Data: the data request to program the register.

Decistor Nome	Base Address+	Default	Access	
Register Name	Offset(hex)	Value(hex)		
Software Reset Register (RST)	$C_BASEADDR + 0$	NA	Write	
DMA Control Register	C_BASEADDR + 4	80000004	R/W	
(DMACR)				
Source Address (SA)	C_BASEADDR + 8	00000000	R/W	
Destination Address (DA)	C_BASEADDR +C	00000000	R/W	
Length (LENGTH)	C_BASEADDR + 10	00000000	R/W	
DMA Status Register	C_BASEADDR + 14	00000000	Read	
(DMASR)				
Interrupt Status Register (ISR)	$C_BASEADDR + 2C$	00000000	Read/TOW	
Interrupt Enable Register (IER)	$C_BASEADDR + 30$	00000000	R/W	

Table (1): XPS Central DMA Controller Registers [4]



Figure (5): The flow chart of designed system programing

6. Results

Figure (6) shows the data read from destination buffer and the data transferred from the source buffer displayed in hyper terminal window.

Field Wew Project Hardware Software Device Configuration Debug Simulation Window Help Image: Software Device Configuration Debug Simulation Window Help Software Project: Marking Simulation Window Help Image: Software Device Device Minimum Simulation Window Help Image: Software Device Device Minimum Simulation Minimant Simulatin Minimum Simulation Minimum Simulation Mi	Tilinx Platform Studio	- C:/pro/pro	_dma/system.xm	p - [System Asso	embly View1]	l.						
Image: Source	File Edit View Project Ha	ardware Softw	are Device Configura	ation Debug Simu	ation Window	Help						
Project Industrial Image: Software Application Freight Project TestApp Project TestApp Image: TestApp Projec	E 🗅 🖻 月 🖧 H 🗗 🕅	🖬 8 📭 🍘	X B B M :	🖻 🗗 🛃 🔽 🛛	🗙 :: 8kg 🔝 🕯	🗞 🗄 📈 💵 🖉	🛦 💫 🌧 🗄 🖩	# 🏥 : 🕱 🤅	* : 🖻 🗠 :	ε ε 🗄 🛱		N?
Protect Application: If The Cold View Call Transfer Help Software Projects Image: Cold View Call Transfer Help Software Projects Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default microblace, 0. Image: Cold View Call Transfer Help Default Microblace, 0. Image: Cold View Call Transfer Help Default Microblace, 0. Image: Cold View Call Transfer Help Default Microblace, 0. Image: Cold View Call Transfer Help Default Microblace, 0. Image: Cold Vie	Project Information Area	🕐 rafal - Hv	perTerminal									
Software Projects • Default microblase 0. • Default 0. • Default 0. • Default microblase 0.	Project Applications IF	File Edit Vier	w Call Transfer H	elo							Case (Case) (C	-
Add Software Application Default microblase, 0.1 Processor: microblase, 0.2 Processor: microblase, 0.2 Complet Options B Source Headers Project: TestApp, Pro	Software Projects		@									
Default microblaze, 0. Default microblaze, 0. Project: TestAp, P 8 9 10 11 12 13 14 15 16 1 Project: TestAp, P 0 1 2 3 4 5 6 7 Project: TestAp, P 0 1 2 3 4 4 5 6 7 B cource B cource B cource 18 19 20 21 22 23 24 25 26 2 Complet Diptors Sources Headers 7 38 39 40 41 42 43 44 45 46 45 55 56 5 57 7 7 78 79 80 81 82 83 84 85 86 8 B concesor microblaze 0 1 2 3 34 35 36 65 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 8 <t< td=""><td>Add Software Application</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	Add Software Application											
Project: TestAp_A 0 1 2 3 4 5 6 7 Project: TestAp_A 0 1 12 13 14 15 16 1 Project: TestAp_A 7 18 19 20 21 22 23 24 25 26 2 Project: TestAp_A 7 28 29 30 31 32 33 34 35 36 3 Souccs Heades 7 38 39 40 41 42 43 44 45 46 4 Project: TestAp_P 7 58 59 60 61 62 63 64 65 66 6 Project: Ive_Ive/I 7 78 79 80 81 82 83 84 85 86 8 Project: Ive_Ive/I 0 1 2 3 44 45 46 6 7 7 7 7 7 7 7 7 7 7 7 7 7 <td>Pefault: microblaze 0</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>[]</td> <td>^</td>	Pefault: microblaze 0	1									[]	^
⁰ Project: TestApp_M ⁰ 1 ¹ 2 ³ 4 ⁵ 6 ⁷ ¹	Default: microblaze 0	The so	urce buffer	is :	~				_	-		
B 9 10 11 12 13 14 15 16 1 Executable: Clynovbro Complet Options 7 18 19 20 21 22 23 24 25 26 2 B Sources Foreiget: TestApp_P 7 18 19 20 21 22 23 24 25 26 2 B Sources Foreiget: TestApp_P 7 18 49 50 51 52 53 54 55 56 5 Foreiget: TestApp_P 7 58 59 60 61 62 63 64 65 66 6 7 7 78 79 80 81 82 83 84 85 86 8 9<	Project: TestApp M			0	1	2	3	4	5_	6		
Executable C: Lynobur / 18 19 20 21 22 23 24 25 26 2 B: Sources // 7 28 29 30 31 32 33 34 35 36 3 B: Sources // 18 49 50 51 52 53 54 55 56 5 Project: TestApp.P 7 58 59 60 61 62 63 64 65 66 7 Project: TestApp.P 7 78 79 80 81 82 83 84 85 86 8 Project: Towlevale Project: Towlevale 9 10 11 12 13 14 15 16 17 18 Project: Towlevale 9 10 11 12 13 14 15 16 17 18 Sources 9 10 11 12 13 14 15 16 17 18 Sources 9 10 <td>Processor: microblaze_</td> <td>1441</td> <td>8 9</td> <td>10</td> <td>11</td> <td>12</td> <td>13</td> <td>14</td> <td>15</td> <td>16</td> <td>1</td> <td></td>	Processor: microblaze_	1441	8 9	10	11	12	13	14	15	16	1	
# Complet Options 7 28 29 30 31 32 33 34 35 36 3 # Sources 7 38 39 40 41 42 43 44 45 46 4 # Headers 7 48 49 50 51 52 53 54 55 56 5 # Processor: microblaze 7 68 69 70 71 72 73 74 75 76 7 # Compler Options 7 78 79 80 81 82 83 84 85 86 8 # Compler Options 0 1 2 3 4 5 6 7 8 89 90 91 92 93 94 <td>- Executable: C:\pro\pro</td> <td>1</td> <td>18 19</td> <td>20</td> <td>21</td> <td>22</td> <td>23</td> <td>24</td> <td>25</td> <td>26</td> <td>2</td> <td></td>	- Executable: C:\pro\pro	1	18 19	20	21	22	23	24	25	26	2	
# Sources / 38 39 40 41 42 43 44 45 46 4 # Beders / 7 48 49 50 51 52 53 54 55 56 5 # Processor microblaze / 7 68 69 70 71 72 73 74 75 76 7 # Complet Dators # Sources # Headers 90 91 92 93 94 94 # Processor microblaze # Headers # Headers # Headers # The Destination # The Destination # Processor microblaze 9 10 11 12 13 14 15 16 17 18 # Sources 9 10 11 12 13 14 15 16 17 18 Sources 9 10 11 12 13 14 15 16 17 18 Sources 9 10 11 12 13 14 15 16 17 18 <	Compiler Options	1	28 29	30	31	32	33	34	35	36	3	
- Headers / 48 49 50 51 52 53 54 55 56 5 Processor: microblaze F 7 58 59 60 61 62 63 64 65 66 6 Executable: C.Vprotyne 7 78 79 80 81 82 83 84 85 86 8 B Sources # Headers	E Sources	14	38 39	40	41	42	43	44	45	46	4	
# Project: rescupping 7 58 59 60 61 62 63 64 65 66 6 # Project: rescupping 7 68 69 70 71 72 73 74 75 76 7 # Compler Options 9 7 78 79 80 81 82 83 84 85 86 8 # Headers 9 0 1 2 3 4 5 6 7 8 89 90 91 92 93 94 The Destination # Headers 0 1 2 3 4 5 6 7 8 8 8 9 10 11 12 13 14 15 16 17 18 18 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 <t< td=""><td></td><td>14</td><td>48 45</td><td>50</td><td>51</td><td>52</td><td>53</td><td>54</td><td>55</td><td>56</td><td>5</td><td></td></t<>		14	48 45	50	51	52	53	54	55	56	5	
Impossed 1<	Project: TestApp_P	14	58 55	60	61	62	63	64	65	66	6	
# Complet Options 7 78 79 80 81 82 83 84 85 86 8 # Sources # Headers Frocessor.microblaze, Processor.microblaze, Executable C.typroprint 0 1 2 3 4 5 6 7 8 # Processor.microblaze, B Complet Options 0 1 2 3 4 5 6 7 8 # Processor.microblaze, B Complet Options 9 10 11 12 13 14 15 16 17 18 9 10 11 12 13 14 15 16 17 18 9 30 31 32 33 34 35 36 37 38 Headers 39 4.0 4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 5.9 6.0 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 5.9 6.0 6.1 6.2 6.3 6.4 6.5 6.6	Executable: C\pro\pro	14	68 65	///	/1	12	/3	14	15	16		
# Sources 7 88 89 90 91 92 93 94 # Headers # Headers The Destination # Process: microblaze 0 1 2 3 4 5 6 7 8 # Process: microblaze 0 1 2 3 4 5 6 7 8 # Compler Options 9 10 11 12 13 14 15 16 17 18 # Sources 9 10 11 12 13 14 15 16 17 18 # Sources 9 10 11 12 13 14 15 16 17 18 # Boorces 19 20 21 22 23 24 25 26 27 28 # Boorces 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 <td>Compiler Options</td> <td>14</td> <td>18 15</td> <td>80</td> <td>81</td> <td>82</td> <td>83</td> <td>84</td> <td>85</td> <td>86</td> <td>8</td> <td></td>	Compiler Options	14	18 15	80	81	82	83	84	85	86	8	
Image: Non-Structure Image: Non-Structure <td>Sources</td> <td>1</td> <td>88 85</td> <td>90</td> <td>91</td> <td>92</td> <td>93</td> <td>94</td> <td>TI</td> <td>D 1.</td> <td></td> <td></td>	Sources	1	88 85	90	91	92	93	94	TI	D 1.		
Image: Sources 0 1 2 3 4 5 6 7 8 Image: Sources 9 10 11 12 13 14 15 16 17 18 Sources 9 10 11 12 13 14 15 16 17 18 Sources 9 10 11 12 23 24 25 26 27 28 Sources 29 30 31 32 33 34 35 36 37 38 Sources 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 59 60 61 62 63 64 85 86 87 88 1 1NF0: 1MPACT: 57 79 80 81 82 83 84 85 86 87 88 1 1NF0: 1MPACT: 57 79 </td <td>😥 Headers</td> <td>L. CC</td> <td>· · · · · · · · · · · · · · · · · · ·</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Ine</td> <td>Destina</td> <td>ation</td> <td></td>	😥 Headers	L. CC	· · · · · · · · · · · · · · · · · · ·						Ine	Destina	ation	
B Processor: microblaze, Executable: C\protype 9 10 11 12 13 14 15 16 17 18 B Complet Options 19 20 21 22 23 24 25 26 27 28 B Sources 29 30 31 32 33 34 35 36 37 38 Headers 39 40 41 42 43 44 45 46 47 48 59 60 61 62 63 64 65 66 67 58 59 60 61 62 63 64 65 66 67 68 X INFO: MPACT: 17 69 70 71 72 73 74 75 76 77 78 MINO: MPACT: 50 89 90 91 92 93 94 - - - MINO: MPACT: 52 600 8-N-1 SCROLL CAP5 NUM Capture Print echo -	😑 🎇 Project: low_level	butter	15 :	я	2	2	2	C 2	7	7	0	
Executable C.Vprotor 9 10 11 12 13 14 13 10 17 16 B. Complet Options 19 20 21 22 23 24 25 26 27 28 Headers 29 30 31 32 33 34 35 36 37 38 Headers 39 40 41 42 43 44 45 46 47 48 59 60 61 62 63 64 65 66 67 68 X INFO: MPACT: 17 69 70 71 72 73 74 75 76 77 78 A Reading c:// 79 80 81 82 83 84 85 86 87 88 INFO: MPACT: 50 89 90 91 92 93 94	Processor: microblaze_	0	10	1 1 1	10	J 10	4	0 1E	0	17	10	
Impose Complet Options 19 20 21 22 23 24 23 26 27 28 Headers 39 40 41 42 43 34 35 36 37 38 Meaders 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 78 1 INFO: IMPACT:50 79 80 81 82 83 84 85 86 87 88 1 INFO: IMPACT:50 89 90 91 92 93 94	Executable: C:\pro\pro	9	10		12	13	14	10	10	17	10	
2/3 30 31 32 33 34 33 36 37 38 Headers 39 40 41 42 43 44 45 46 47 48 States 39 40 41 42 43 44 45 46 47 48 States 39 60 61 62 63 64 65 66 67 68 States 69 70 71 72 73 74 75 76 77 78 States 89 90 91 92 93 94	Compiler Uptions Sources	19	20	21	22	23	24	20	20	27	20	
39 49 41 42 43 44 43 46 47 46 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 X INFO: 1MPACT: 57 69 70 71 72 73 74 75 76 77 78 1 INFO: 1MPACT: 50 89 90 91 92 93 94	Headers	23	30	JI /1	32	33	34	33	30	51	30	
49 30 31 32 33 34 33 30 37 36 X INFO: MPACT: 17 69 70 71 72 73 74 75 76 77 78 X INFO: MPACT: 50 89 90 91 92 93 94	- MD D	39	40	41 51	42	40	44	40	40	47	40	
1 INFO: 1MPACT: 17 69 70 71 72 73 74 75 76 77 78 1 INFO: 1MPACT: 50 89 90 91 92 93 94		47	50	61	62	63	54	65	56	67	68	
I Reading c:// 79 80 81 82 83 84 85 86 87 88 I INFO: 1MPACT: 50 89 90 91 92 93 94	X 1 INFO: iMPACT: 17	69	70	71	72	73	74	75	76	77	78	
1 INFO: 1MPACT: 50 10 90 91 92 93 94	L Reading c:/:	79	80	81	82	83	84	85	86	87	88	
INFO: IMPACT: 50 00 70 71 72 70 74	<u>INFO</u> : iMPACT: 50	89	90	91	92	93	94	00	00	01	00	
INFO: 1MPACT: 22 INFO: 1MPACT: 22 INFO: 1MPACT: 57 Connected 00:01:13 Auto detect 9600 8-N-1 SCROLL CAPS NUM Capture Print echo	L INFO: iMPACT: 50	0,00	20	~+	76	20	24					
INFO: IMPACT: 57 Connected 00:01:13 Auto detect 9600 8-N-1 SCROLL CAPS NUM Capture Print echo	L INFO: iMPACT: 22											-
TIME AND AT ADDATE	INFO: IMPACT: 57	Connected 00+0	1,12 Auto date	wit 0600 9 N 1	SCROLL	CAPS M	na Capture	Print echo			(-
U INTU: INFU: INFALL = I . CHECKING done pindone.	3 1 INFO: IMPACT -		Auto det		DUROLL	NL	IN COPUSIO	a care to the				100

🕏 Xilinx Platform Studio - C:/Desktop/matlab-dma/system.xmp - [xdmacentral_polled_example.c]	ΒX
🗈 File Edit View Project Hardware Software Device Configuration Debug Simulation Window Help	
····································	
Project CaproglEDK/bin/nfxbash.exe	
Project MU Tupe.	
Propert Inter-connect: Prove: Hyperfeminal Control Prove: Hyperfeminal Control Prove: Hyperfeminal Control Prove: Hyperfeminal Control Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Control Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal Prove: Hyperfeminal <	×
g start xbash -noblok -q	_
	~
8 Valuet Warring Error	2
CAPS NUM SCRL In 121 Col	из 🖸 🌔

Figure (6): The Data Transfer from Source to Destination Buffer

Figure (7) shows the operation of data transfer displayed on chip scope window during write data bus cycle. Figure (7-a) presents the data flow with address during write bus cycle, Figure (7-b) presents the data flow with address during write bus cycle zoomed out.



a



b

Figure (7): Data transfer based on DMA operation displayed on chip scope window

- *a* data flow with address during write bus cycle
- b- data flow during write bus cycle zoomed out

7. Conclusions

A soft core processor system is designed using embedded design techniques and configured on FPGA slice. The system is accommodated to act in DMA mode to transfer data from a peripheral to external DDR-SDRAM memory by adding a DMA IP core to the system and programming the resultant hardware using C-language with suitable API. The transferred data width is 32-bit which is adaptable the PLB data width. The system can operate with (40K) internal Block RAM and external (64M byte) DDR-SDRAM. The designed system can be used efficiently with video graphic arrays (VGA) to display graphics on a screen since the speed of data transfer between memory and the VGA controller is sufficient to capture all the pixels of the image frame(640columns x 480 rows) in 60 screen/second display mode, this rate of data flow could not be attained with processor systems without DMA operation mode.

References:

- Bakshi A. B., Burman A. B., & Chakraborty A. Ch., 2014, "Development of DMA Controller for Real Time Data Processing in FPGA Based Embedded Application", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP). E-ISSN: 2319-4200, P-ISSN No.: 2319-4197, www.iosrjournals.org, PP 01-08.
- 2- Tumeo A. T., Monchiero M. M., Palermo G. P., Ferrandi F. F. & Sciuto D. S., 2008, "Lightweight DMA Management Mechanisms for Multiprocessors on FPGA", 1-4244-1998 IEEE.
- 3- Allam P. A., 2013, "Design And Implementation Of USART IP Soft Core Based On DMA Mode", International Journal of Computer Trends and Technology (IJCTT), ISSN:2231-2803, <u>http://www.ijcttjourmal.org</u>, page no.:3580-3584.
- 4- http://www.talktoanit.com/A+/aplus-website/lessons-io-principles.html
- 5- XILINX, 2010, "LogiCORE IP XPS Central DMA Controller (v2.03a)", Web Site: <u>www.xilinx.com</u>, DS579.
- 6- Schmidt A. G., 2010, "Embedded Systems Design with Platform FPGAs", TK7895.E42S27 2010, diacriTech, India, Web Site: <u>www.elsevter.com/permissions</u>.