“Minimizing Power Consumption in Combinational Logic Circuits by Reducing Switching Activity”. 2011. University of Thi-Qar Journal for Engineering Sciences 2 (1): 118-25. https://doi.org/10.31663/utjes.v2i1.181.