“Minimizing Power Consumption in Combinational Logic Circuits by Reducing Switching Activity”, UTJES, vol. 2, no. 1, pp. 118–125, Jan. 2011, doi: 10.31663/utjes.v2i1.181.