“Minimizing Power Consumption in Combinational Logic Circuits by Reducing Switching Activity”. University of Thi-Qar Journal for Engineering Sciences, vol. 2, no. 1, Jan. 2011, pp. 118-25, https://doi.org/10.31663/utjes.v2i1.181.