2011. Minimizing Power Consumption in Combinational Logic Circuits by Reducing Switching Activity. University of Thi-Qar Journal for Engineering Sciences. 2, 1 (Mar. 2011), 118–125. DOI:https://doi.org/10.31663/utjes.v2i1.181.