Minimizing Power Consumption in Combinational Logic Circuits by Reducing Switching Activity. UTJES 2011, 2 (1), 118-125. https://doi.org/10.31663/utjes.v2i1.181.