Minimizing Power Consumption in Combinational Logic Circuits by Reducing Switching Activity. UTJES [Internet]. 2011 Jan. 1 [cited 2024 Apr. 30];2(1):118-25. Available from: http://jeng.utq.edu.iq/index.php/main/article/view/181